

LCFC Confidential

TGL-U LCFC T/S Schematics Document


Tiger / Serval M/B SCHEMATICS

Intel TigerLake Processy with LPDDR4X


REV:0.03

T/S Block Diagram 2020.xx.xx


Project Code: HT4B1(Tiger) / HX3B0 (Serval)



Common Sub-Board



T14s Sub-Board



- Sub Board
- Different with CS20
- External Connector/Socket
- Internal Connector/Socket
- Internal Switch

607872_TGL_UP3_UP4_PltDoc_Rev1p5

10.12.4 Power States

Table 237. System with M3 State Supported

Rails	SKU s	S0/M0 ³	C10 ²	S0ix/M- off ⁴	S4 and S5/M3	S4 and S5/M- off	Deep S4/S5	G3 ¹
VCCRTC	All	ON	ON	ON	ON	ON	ON	ON
VCCDSW_3P3	All	ON	ON	ON	ON	ON	ON	No Power
VBATA (VDC)	All	ON	ON	ON	ON	ON	ON	No Power
V5.0A	All	ON	ON	ON	ON	ON	OFF	No Power
VCCPRIM_3P3	All	ON	ON	ON	ON	ON	OFF	No Power
VCCPRIM_1P8	All	ON	ON	ON	ON	ON	OFF	No Power
VCC_VNNEXT_1P0 5	All	ON	ON	ON	ON	ON	OFF	No Power
continued...								

Rails	SKU s	S0/M0 ³	C10 ²	S0ix/M- off ⁴	S4 and S5/M3	S4 and S5/M- off	Deep S4/S5	G3 ¹
VCC_V1P05EXT_1 P05	All	ON	ON	ON	ON	ON	OFF	No Power
V3.3M ⁵	All	ON	ON	OFF	ON ¹⁰	OFF	OFF	No Power
V1.8M ⁵	All	ON	ON	OFF	ON ¹⁰	OFF	OFF	No Power
VDDQ	All	ON	ON	ON	OFF	OFF	OFF	No Power
V2.5U (VPP)	All	ON	ON	ON	OFF	OFF	OFF	No Power
VCCST	All	ON	ON	ON	OFF ⁶	OFF ⁶	OFF	No Power
VCCSTG	All	ON	OFF ²	OFF	OFF	OFF	OFF	No Power
VCC1P8A ¹³	H	ON	OFF	OFF	OFF	OFF	OFF	No Power
V3.3S	All	ON	ON	ON	OFF	OFF	OFF	No Power
VCCIN	All	ON	ON	ON ¹¹	OFF	OFF	OFF	No Power
VCCIN_AUX	All	ON	ON	ON ¹¹	OFF ¹⁴	OFF ¹⁴	OFF	No Power

Notes: 1. The state of the system without RTC well powered can also be considered G3.
2. VCCSTG can be turned off when the processor is in C10
3. S0/M0 state includes all Package C-states from C0-C10
4. Assume SLP_S0# and CPU_C10_GATE# have asserted from the PCH
5. V3.3M and V1.8M are platform rails used by external devices which ME operates during Sx/M3 states. These rails are not used directly by the CPU/PCH, and are not present on non-M3 supported systems
6. VCCST and VCCSTG can remain powered during S4 and S5 power states for board cost optimization. VCCST, VCCSTG may also remain powered in S4 and S5 for debug purposes. Refer to Platform Debug and Test Hooks chapter for more details.
7. NA
8. NA
9. VCCSTG is allowed to be ramped to 0V during S0 only when CPU_C10_GATE# is asserted. Specific exit latency targets are required when this feature is implemented. If VCCSTG power gating is not supported on the platform (shared with VCCST), VCCSTG is allowed to stay ON during S0ix states. Note that merging power rails may reduce power optimization opportunities on the platform.
10. For no M3 support on external devices, V3.3M/V1.8M will be OFF in Sx/M3
11. This supply is expected to be 0V during states where SLP_S0# is asserted. It may be left on during this condition, but the SoC will not achieve it is lowest power consumption. Specific power up latencies apply when exiting this state. Applicable to form factors with battery only (ie. AIO)Optional depending platform design; ON if AC is present

Title

<Title>

Size A

Document Number
T14s Gen2

Rev
0.1

Date:

Friday, August 06, 2021

Sheet 3 of 130

T/S SIT Planar Logic Schematics


T/S
VER 1.00
Sep/06/2020

1.Project Name	36.BLANK
2.BLOCK DIAGRAM	37.BLANK
3.EC list	38.BLANK
4.TITLE PAGE	39.BLANK
5.CPU(1/16) : DDI/EDP	40.BLANK
6.CPU(2/16) : DDR (1/2)	41.BLANK
7.CPU(3/16) : DDR (2/2)	42.MEC1503 (1/3)
8.CPU(4/16) : MISC/JTAG	43.MEC1503 (2/3)
9.CPU(5/16) : LPC/SPI/SMBUS/C-LINK	44.MEC1503 (3/3)
10.CPU(6/16) : LPSS/ISH	45.KEYBOARD/TRACK POINT
11.CPU(7/16) : AUDIO	46.TOUCH PAD/Smart card/NFC
12.CPU(8/16) : PCIE/USB/SATA	47.FAN CONNECTOR
13.CPU(9/16) : CSI-2/EMMC/CNVI	48.APS G-SENSOR
14.CPU(10/16) : CLOCK SIGNALS	49.BLANK
15.CPU(11/16) : SYSTEM PM	50.THINK ENGINE-3 (1/2)
16.CPU(12/16) : CPU POWER (1/2)	51.THINK ENGINE-3 (2/2)
17.CPU(13/16) : CPU POWER (2/2)	52.BLANK
18.CPU(14/16) : PCH POWER	53.HDMI CONNECTOR
19.CPU(15/16) : GND	54.THUNDERBOLT RETIMER B (1/2)
20.CPU(16/16) : CFG/RESERVED	55.THUNDERBOLT RETIMER B (2/2)
21.MIPI60 DEBUG PORT	56.THUNDERBOLT RETIMER C (1/2)
22.SPI FLASH	57.THUNDERBOLT RETIMER C (2/2)
23.RTC	58.BLANK
24.BLANK	59.USB PD CONTROLLER
25.LPDDR4X CHANNEL 0&1	60.BLANK
26.LPDDR4X CHANNEL 2&3	61.TYPE-C with THUNDERBOLT
27.LPDDR4X CHANNEL 4&5	62.TYPE-C with DOCK/THUNDERBOLT
28.LPDDR4X CHANNEL 6&7	63.BLANK
29.BLANK	64.BLANK
30.BLANK	65.TYPEC_DCIN
31.BLANK	66.BLANK
32.BLANK	67.USB TYPE-A CONNECTOR
33.BLANK	68.USB TYPE-A CONN
34.BLANK	69.BLANK
35.BLANK	70.M.2 SOCKET 3 MODULE I/F

BASE LOGIC : T14s GEN2_FVT_0803_V20_final_BOM

71.BLANK	101.BATTERY INPUT
72.M.2 TYPE 1216 MODULE	102.BATTERY CHARGER
73.BLANK	103.DC/DC VCC5M
74.M.2 SOCKET 2 MODULE I/F	104.BLANK
75.BLANK	105.DC/DC VCC3M
76.GBE JACKSONVILLE	106DC/DC VCC1R2A/2R5A
77.BLANK	107.DC/DC VCC5M_PD
78.BLANK	108.DC/DC VCCCPUCORE (MP2940A)
79.BLANK	109.DC/DC VCCCPUCORE (MP86941*2)
80.BLANK	110.DC/DC VCCCPUCORE (MP86941*1)
81.MEDIA CARD CONTROLLER	111.DC/DC VCCPCHCORE(MP2941B)
82.MEDIA CARD INTERFACE	112.BLANK
83.AUDIO CONNECTOR	113.BLANK
84.AUDIO SMART AMP	114.DC/DC VCC1R8_SUS
85.AUDIO SPEAKER	115.BLANK
86.AUDIO BEEP	116.BLANK
87.BLANK	117.BLANK
88.BLANK	118.BLANK
89.BLANK	119.BLANK
90.BLANK	120.LOAD SW VCC3_SUS
91.BLANK	121.LOAD SW LAN
92.BLANK	122.LOAD SW B
93.SMART CARD READER	123.LOAD SW TOUCH PANEL & SSD
94.LCD & TOUCH PANEL INTERFACE	124.BLANK
95.LID/CAMERA/MIC/SENSOR INTERFACE	125.BLANK
96.BLANK	
97.BLANK	
98.DISCRETE TPM 2.0	
99.BLANK	
100.DC-INPUT	

GPP_E19/DDP1_CTRLDATA/TBT_LXS0_RXD (DDP1 I2C / TBT_LXS0 Pin VCC Configuration)	
GPP_E21/DDP2_CTRLDATA/TBT_LXS1_RXD (DDP2 I2C / TBT_LXS1 Pin VCC Configuration)	
GPP_D10/DDP3_CTRLDATA/TBT_LXS2_RXD (DDP3 I2C / TBT_LXS2 Pin VCC Configuration)	
GPP_D12/DDP4_CTRLDATA/TBT_LXS3_RXD (DDP4 I2C / TBT_LXS3 Pin VCC Configuration)	
HIGH	3.3V for HDMI Display I2C (External Pull-Up Resistor Required)
LOW	1.8V for Thunderbolt LXS (Default)



SPI0_MOSI (Boot Halt)	
HIGH	Disabled
LOW	Enabled

← LOGIC

SPI0_IO2 (Consent Strap)	
HIGH	Disabled
LOW	Enabled

← LOGIC

SPI0_IO3 (A0 Personality Strap)	
HIGH	Disabled
LOW	Enabled

← LOGIC

GPP_E6 (JTAG ODT Disable)	
HIGH	JTAG ODT Enabled
LOW	JTAG ODT Disabled

← LOGIC


GPP_C2/SMBALERT# (TLS Confidentiality)	
HIGH	Enable ME Crypto TLS with Confidentiality
LOW	Disable ME Crypto TLS (Default)

← LOGIC

GPP_C5/SML0ALERT# (Boot Strap Bit 0)	
GPP_H0 (Boot Strap Bit 1)	
GPP_H1 (Boot Strap Bit 2)	
GPP_H2 (Boot Strap Bit 3)	
0000b	Master Attached Flash Configuration (Default)


GPP_B23/SML1ALERT#/PCHHOT# (CPUNSSC Clock Frequency)	
HIGH	19.2MHz Clock (Derived from 38.4MHz Crystal)
LOW	38.4MHz Clock (Direct from Crystal) (Default)

← LOGIC



LEVEL	MEMORY ID				
	4	3	2	1	0
	R0910	R0911	R0912	R0913	R0914
1	NA	NA	NA	NA	NA
0	ASM	ASM	ASM	ASM	ASM


MEMORYID[4:0]	U2S01, U2D01, U2T01, U2B01				Total Memory	LCFC PN
	Supplier	Supplier's P/N	Capacity			
00h (00000b)	SK hynix	H9HCNNNBKMLXR-NEE	16Gb	DDP	8GB	SA0000AMA10
01h (00001b)		H9HCNNNPCFMLXR-NEE	32Gb	QDP	16GB	SA0000AMB10
02h (00010b)		H9HCNNPFMMLXR-NEE	64Gb	ODP	32GB	SA0000AXB00
03h (00011b)	Samsung	K4U6E3S4AA-MGCR	16Gb	SDP	8GB	SA0000AMP10
04h (00100b)		K4UBE3D4AA-MGCR	32Gb	DDP	16GB	SA0000AMQ10
05h (00101b)		K4UCE3Q4AA-MGCR	64Gb	QDP	32GB	SA0000AMR10
06h (00110b)	Micron	MT53E512M32D2NP-046 WT:E	16Gb	DDP	8GB	SA00009ET00
07h (00111b)		MT53E1G32D2NP-046 WT:A	32Gb	DDP	16GB	SA0000A9G10
08h (10000b)		MT53E32D4AQ-046 WT:A	64Gb	QDP	32GB	SA0000ANA10



LEVEL	Series ID	
	1	0
	R0927	R0926
1	T	ThinkPAD
0	Ts/X	NEC

LEVEL	PLANAR ID			
	3	2	1	0
	R0906	R0907	R0908	R0909
1	NA	NA	NA	NA
0	ASM	ASM	ASM	ASM

LEVEL	PLANARID[3:0]
EVT	0000b
FVT	0001b
SIT	0100b
SVT	1111b

		Project Name : T14s Gen2		Title : CPU (5/16): ESPI/SPI/SMBUS/C-LINK	
Size : C	Document Number :			Rev : 0.1	
Date: Friday, August 06, 2021				Sheet : 9	of 130





TABLE : Functional Strap

GPP_R2/HDA_SDO/I2S0_TXD	
Flash Descriptor Security Override	
HIGH	Disable Flash Descriptor Security (Override)
LOW	Enable Flash Descriptor Security (Default)




Flexible I/O Configuration								
HSIO Port	High Speed Signals	PCI		HSIO Configuration	Descriptor for PCIe	Net Name	PCI	
		Device	Function				Device	Function
PCH L0	USB 3.1 #1 / PCIe Gen3 #1	1Ch	0h	USB 3.1 #1	1x2, 2x1 Lane Reversal Enabled	USB3_P1		
PCH L1	USB 3.1 #2 / PCIe Gen3 #2		1h	USB 3.1 #2		USB3_P2		
PCH L2	USB 3.1 #3 / PCIe Gen3 #3		2h	PCIe Gen3 #3		PCIE3_P4_L1		
PCH L3	USB 3.1 #4 / PCIe Gen3 #4		3h	PCIe Gen3 #4		PCIE3_P4_L0		
PCH L4	PCIe Gen3 #5	1Ch	4h	PCIe Gen3 #5	4x1 Lane Reversal Disabled	PCIE3_P5		
PCH L5	PCIe Gen3 #6		5h	PCIe Gen3 #6		N/A		
PCH L6	PCIe Gen3 #7 (GbE)		6h	PCIe Gen3 #7 (GbE)		PCIE3_P7		
PCH L7	PCIe Gen3 #8 (GbE)		7h	PCIe Gen3 #8		PCIE3_P8		
PCH L8	PCIe Gen3 #9 (GbE)	1Dh	0h	PCIe Gen3 #9 (x4)	1x4 Lane Reversal Disabled	N/A		
PCH L9	PCIe Gen3 #10		1h	PCIe Gen3 #10 (x4)		N/A		
PCH L10	PCIe Gen3 #11 / SATA #0		2h	PCIe Gen3 #11 (x4)		N/A		
PCH L11	PCIe Gen3 #12 / SATA #1		3h	PCIe Gen3 #12 (x4)		N/A		
CPU L0	PCIe Gen4 x4Lane 0	06h	0h	PCIe Gen4 (x4) L0	1x4 Lane Reversal Enabled	PCIE4_L3		
CPU L1	PCIe Gen4 x4Lane 1			PCIe Gen4 (x4) L1		PCIE4_L2		
CPU L2	PCIe Gen4 x4Lane 2			PCIe Gen4 (x4) L2		PCIE4_L1		
CPU L3	PCIe Gen4 x4Lane 3			PCIe Gen4 (x4) L3		PCIE4_L0		

PCIe Port Assignment	
PCIE3_P1	(USB3_P1)
PCIE3_P2	(USB3_P2)
PCIE3_P3	WWAN Lane 1
PCIE3_P4	WWAN Lane 0
PCIE3_P5	(WLAN)
PCIE3_P6	(Reserved)
PCIE3_P7	GbE PHY
PCIE3_P8	(SD Card)
PCIE3_P9 (x4)	(dGPU)
PCIE4 (x4)	NVMe SSD

USB 3.1 Port Assignment	
USB3_P1	(Type-A Port) (AOU)
USB3_P2	Type-A Port
USB3_P3	(PCIE3_P3)
USB3_P4	(PCIE3_P4)

USB 2.0 Port Assignment	
USB2_P1	(Type-A Port) (AOU)
USB2_P2	WWAN
USB2_P3	Fingerprint Reader
USB2_P4	RGB / IR Hybrid Camera
USB2_P5	Type-C Port B
USB2_P6	Type-C Port C
USB2_P7	Type-A Port
USB2_P8	(Reserve)
USB2_P9	(Smart Card Reader)
USB2_P10	(Bluetooth)

SATA Port Assignment	
SATA_P0	(PCIE3_P11)
SATA_P1	(PCIE3_P12)



Port 0	PCIe Gen4 (x4)	NVMe SSD
Port 1	PCIe Gen3 P5	(M.2 WLAN)
Port 2	PCIe Gen3 P1	M.2 WWAN
Port 3	PCIe Gen3 P9 (x4)	(dGPU)
Port 4	PCIe Gen3 P7	GBE PHY
Port 5	PCIe Gen3 P8	(SD Card)
Port 6	PCIe Gen3 P6	(Reserved)







	TABLE of Y1402	
Vendor	P/N	LCFC P/N
EPSON	X1A000141000201	SJ10000IX00
TXC	9H03280012	SJ10000J900
KDS	1TJF090DJ1A000B	SJ100069400



	TABLE of Y1401	
Vendor	P/N	LCFC P/N
TXC	8Y38480004	SJ10000SN00

TABLE : U0501,U1501


TI	SN74LVC1G17DRLR	SA00005MG00
TOSHIBA	TC7SZ17FE	SA00008EZ00
ONsemi	NL17SZ17XV52G	SA00005OU00







APS/PETS Interface



TABLE


CFG3: MSR Privacy Bit Feature
1: MSR (C80h) bit[0] setting
0: MSR (C80h) bit[0] overridden


CFG4: eDP Enable
1:Disabled
0:Enabled

CFG9: SVID Bus Communication
1:Enabled
0:Disabled

CFG14: PEG60 Lane Reversal
1:Normal
0:Reversed

21





TABLE

Logic	Ref Des	MIP160	DCI 2.0
Page8	R0808	ASM	NO_ASM
	R0809	ASM	NO_ASM
Page 20	R2001	ASM	NO_ASM
Page 22	J8	ASM	NO_ASM
	C2101	ASM	NO_ASM
	C2102	ASM	NO_ASM
	C2103	ASM	NO_ASM
	R2108	ASM	NO_ASM
	R2106	ASM	ASM
	R2105	ASM	ASM
	R2104	ASM	NO_ASM
	R2107	ASM	NO_ASM
	R2109	ASM	NO_ASM

↑
LOGIC






TABLE:U2201

32MB (256Mb) 8x6mm WSON8 DUAL/QUAD SPI & RPMC		
Winbond	W25R256JVEIQ	SA0000A1Q00
GigaDevice	GD25R256DYIGR	SA0000A1S00
Macronix	MX77L25650FZ4I42	SA0000A1R00

SIT-R changed as below

TABLE:U2201

32MB (256Mb) 8x6mm WSON8 DUAL/QUAD SPI & RPMC		
Winbond	W25R256JVEIQ	SA0000BND00
GigaDevice	GD25R256DYIGR	SA0000A1S00
Macronix	MX77L25650FZ4I42	SA0000A1R00

Delete in SOVP






TABLE:JBIOS


WSON8 SPI FLASH SOCKET	
ACES	50950-0084N-001

TABLE: U2202

32MB (256Mb) 200MIL SOIC8		
MACRONIX	MX25L25673GM21-08G	SA00008J400
32MB (256Mb) 8x6mm WSON8		
WINBOND	W25Q256JVEIQ	SA00008W200
GIGADEVICE	GD25B256DYIGR	SA00009R800





SIT changed connector
EVT,FVT:SP02001H000
SIT:SP020019700(PLM)=SP011709151(Orcad_Temp PN)



BLANK

Title		
<Title>		
Size	Document Number	
Custom 1 da Genc		
Date:	Friday, August 06, 2021	Rev 0.1
Sheet 24 of 120		



Supplier	Capacity	Supplier's P/N	Package Size?		Die?	Device Configuration?	Memory
SK Hynix	16Gb	H9HCNNNBKMLXLR-NEE	10.0 x 15.0 mm	DDP	8Gb (512Mx16x1Ch)	1 Rank x (512Mx16) x 2 Ch	8Gb
	32Gb	H9HCNNNFPMLXLR-NEE	10.0 x 15.0 mm	QDP	8Gb (512Mx16x1Ch)	2 Rank x (512Mx16) x 2 Ch	16Gb
	64Gb	H9HCNNNFAMLXLR-NEE	10.0 x 15.0 mm	ODP	8Gb (1Gx8x1Ch)	2 Rank x (1Gx16) x 2 Ch	32Gb
	16Gb	K4U6E3S4AA-MGCR	10.0 x 15.0 mm	SDP	16Gb (512Mx16x2Ch)	1 Rank x (512Mx16) x 2 Ch	8Gb
Samsung	32Gb	K4UBED34AA-MGCR	10.0 x 15.0 mm	DDP	16Gb (512Mx16x2Ch)	2 Rank x (512Mx16) x 2 Ch	16Gb
	64Gb	K4UCE3Q4AA-MGCR	10.0 x 15.0 mm	QDP	16Gb (T.B.D)	2 Rank x (1Gx16) x 2 Ch	32Gb
	16Gb	MT53E152M32D2NP-046 WT:E	10.0 x 14.5 mm	DDP	8Gb (512Mx16x1Ch)	1 Rank x (512Mx16) x 2 Ch	8Gb
Micron	32Gb	MT53E1G32D2NP-046 WT:A	10.0 x 14.5 mm	DDP	16Gb (T.B.D)	2 Rank x (512Mx16) x 2 Ch	16Gb
	64Gb	MT53E2G32D4NQ-046 WT:A	10.0 x 14.5 mm	QDP	16Gb (T.B.D)	2 Rank x (1Gx16) x 2 Ch	32Gb








TABLE : LPDDR4x Source


Supplier	Capacity	Supplier's P/N	Package Size?	Die?	Device Configuration?	Memory
SK Hynix	16Gb	H9HCNNNBKMLXR-NEE	10.0 x 15.0 mm	DDP	8Gb (512Mx16x1Ch)	1 Rank x (512Mx16) x 2 Ch
	32Gb	H9HCNNNPCMMLXR-NEE	10.0 x 15.0 mm	QDP	8Gb (512Mx16x1Ch)	2 Rank x (512Mx16) x 2 Ch
	64Gb	H9HCNNNFAMMLXR-NEE	10.0 x 15.0 mm	ODP	8Gb (1Gx8x1Ch)	2 Rank x (1Gx16) x 2 Ch
Samsung	16Gb	K4U6E3S4AA-MGCR	10.0 x 15.0 mm	SDP	16Gb (512Mx16x2Ch)	1 Rank x (512Mx16) x 2 Ch
	32Gb	K4UBE3D4AA-MGCR	10.0 x 15.0 mm	DDP	16Gb (512Mx16x2Ch)	2 Rank x (512Mx16) x 2 Ch
	64Gb	K4UCE3Q4AA-MGCR	10.0 x 15.0 mm	QDP	16Gb (T.B.D)	2 Rank x (1Gx16) x 2 Ch
Micron	16Gb	MT53E12M32D2NP-046 WT:E	10.0 x 14.5 mm	DDP	8Gb (512Mx16x1Ch)	1 Rank x (512Mx16) x 2 Ch
	32Gb	MT53E1G32D2NP-046 WT:A	10.0 x 14.5 mm	DDP	16Gb (T.B.D)	2 Rank x (512Mx16) x 2 Ch
	64Gb	MT53E2G32D4NQ-046 WT:A	10.0 x 14.5 mm	QDP	16Gb (T.B.D)	2 Rank x (1Gx16) x 2 Ch





BLANK

BLANK

		
Project Name : T14s Gen2		Title : HDMI CONNECTOR
Size : C	Document Number :	Rev : 0.1
Date: Friday, August 06, 2021		Sheet : 30 of 130

BLANK

<div>Lenovo</div>		
Project Name : T14s Gen2		Title : THUNDERBOLT RETIMER B (1/2)
Size : C	Document Number :	Rev : 0.1
Date: Friday, August 06, 2021		Sheet : 31 of 130

BLANK

<div>Lenovo</div>		
Project Name : T14s Gen2		Title : THUNDERBOLT RETIMER B (2/2)
Size : C	Document Number :	Rev : 0.1
Date: Friday, August 06, 2021		Sheet : 32 of 130

BLANK

<div>Lenovo</div>		
Project Name : T14s Gen2		Title : THUNDERBOLT RETIMER C (1/2)
Size : C	Document Number :	Rev : 0.1
Date: Friday, August 06, 2021		Sheet : 33 of 130

BLANK

<div>Lenovo</div>		
Project Name : T14s Gen2		Title : THUNDERBOLT RETIMER C (2/2)
Size : C	Document Number :	Rev : 0.1
Date: Friday, August 06, 2021		Sheet : 34 of 130

BLANK

<div>Lenovo</div>		
Project Name : T14s Gen2		Title : USB PD CONTROLLER
Size : C	Document Number :	Rev : 0.1
Date: Friday, August 06, 2021		Sheet : 35 of 130

BLANK

Title		
<Title>		
Size	Document Number	Rev
Custom1 da Genc		0.1
Date:	Friday, August 06, 2021	Sheet 36 of 130

BLANK

<div>Lenovo</div>		
Project Name : T14s Gen2		Title : THUNDERBOLT CONNECTOR
Size : C	Document Number :	Rev : 0.1
Date: Friday, August 06, 2021		Sheet : 37 of 130

BLANK

Project Name : T14s Gen2		Title : USB TYPE-A CONNECTOR	
Size : C	Document Number :		Rev : 0.1
Date: Friday, August 06, 2021		Sheet : 38	of 130

BLANK

Title		
<Title>		
Size	Document Number	Rev
Custom1 da Genc		0.1
Date:	Friday, August 06, 2021	Sheet 39 of 130

BLANK

Title		
<Title>		
Size	Document Number	Rev
Custom1 da Genc		0.1
Date:	Friday, August 06, 2021	Sheet 40 of 120

BLANK

<div>Lenovo</div>		
Project Name : T14s Gen2		Title : BLANK
Size : C	Document Number :	Rev : 0.1
Date: Friday, August 06, 2021		Sheet : 41 of 130




TABLE: Functional Strap

KSO01(Crisis Recovery over keyscan conn)	
HIGH	Normal Boot
LOW	Crash Recovery

← LOGIC

TABLE: EC JTAG Debug Port

Logic	Ref Des	Enable	Disable
Page 42	R4201	ASM	NO_ASM
	R4212	ASM	NO_ASM
	R4215	ASM	NO_ASM
	R4213	ASM	NO_ASM
Page 44	R4410	ASM	NO_ASM
	R4411	No_ASM	ASM

↑ LOGIC

Lenovo

Project Name :
T14e Gen2

Title :
MEC1503 (1/3)


Size :
C


Document Number :
0.1

Rev :
0.1

Date: Friday, August 06, 2021


Sheet: 42 of 130







X13 Serval		T14s Tiger	
Supplier	ID	Supplier	ID
AVC	High(2)_3.2v	AVC	High(2)_3.2v
Toshiba	Middle(1)_1.65v	Sunon	Middle(1)_1.65v
DELTA	Low(0)_0v	DELTA	Low(0)_0v

Project	Delta		Sunon		Toshiba		AVC	
	Normal	tolerance	Normal	tolerance	Normal	tolerance	Normal	tolerance
T14	0V	-	-	Resistance tolerance is ±0.5V, but need add MB Voltage tolerance.	1.65V	±0.3V	3.2V	It will same as Vcc tolerance.
T15	0V	-	-	-	-	-	3.2V	
X13	0V	It's Ground, don't have tolerance.	-	-	1.65V	±0.3V	3.2V	
T14s	0V	-	1.65V	-	-	-	3.2V	



PLACE NEAR JKBL2




Matrix Mapping and Membrane/TrackPoint FPC Pin Assign

Sense (S1 ~ S8)	Membrane Pin Assignment	TrackPoint and Backlight FPC Pin Assignment
Sense 1	Pin 1	Pin 1
Sense 2	Pin 2	Pin 2
Sense 3	Pin 3	Pin 3
Sense 4	Pin 4	Pin 4
Sense 5	Pin 5	Pin 5
Sense 6	Pin 6	Pin 6
Sense 7	Pin 7	Pin 7
Sense 8	Pin 8	Pin 8
Sense 9	Pin 9	Pin 9
Sense 10	Pin 10	Pin 10
Sense 11	Pin 11	Pin 11
Sense 12	Pin 12	Pin 12
Sense 13	Pin 13	Pin 13
Sense 14	Pin 14	Pin 14
Sense 15	Pin 15	Pin 15
Sense 16	Pin 16	Pin 16
Sense 17	Pin 17	Pin 17
Sense 18	Pin 18	Pin 18
Sense 19	Pin 19	Pin 19
Sense 20	Pin 20	Pin 20
Sense 21	Pin 21	Pin 21
Sense 22	Pin 22	Pin 22
Sense 23	Pin 23	Pin 23
Sense 24	Pin 24	Pin 24
Sense 25	Pin 25	Pin 25
Sense 26	Pin 26	Pin 26
Sense 27	Pin 27	Pin 27
Sense 28	Pin 28	Pin 28
Sense 29	Pin 29	Pin 29
Sense 30	Pin 30	Pin 30
Sense 31	Pin 31	Pin 31
Sense 32	Pin 32	Pin 32
Sense 33	Pin 33	Pin 33
Sense 34	Pin 34	Pin 34
Sense 35	Pin 35	Pin 35
Sense 36	Pin 36	Pin 36
Sense 37	Pin 37	Pin 37
Sense 38	Pin 38	Pin 38
Sense 39	Pin 39	Pin 39
Sense 40	Pin 40	Pin 40
Sense 41	Pin 41	Pin 41
Sense 42	Pin 42	Pin 42
Sense 43	Pin 43	Pin 43
Sense 44	Pin 44	Pin 44
Sense 45	Pin 45	Pin 45
Sense 46	Pin 46	Pin 46
Sense 47	Pin 47	Pin 47
Sense 48	Pin 48	Pin 48
Sense 49	Pin 49	Pin 49
Sense 50	Pin 50	Pin 50
Sense 51	Pin 51	Pin 51
Sense 52	Pin 52	Pin 52
Sense 53	Pin 53	Pin 53
Sense 54	Pin 54	Pin 54
Sense 55	Pin 55	Pin 55
Sense 56	Pin 56	Pin 56
Sense 57	Pin 57	Pin 57
Sense 58	Pin 58	Pin 58
Sense 59	Pin 59	Pin 59
Sense 60	Pin 60	Pin 60
Sense 61	Pin 61	Pin 61
Sense 62	Pin 62	Pin 62
Sense 63	Pin 63	Pin 63
Sense 64	Pin 64	Pin 64
Sense 65	Pin 65	Pin 65
Sense 66	Pin 66	Pin 66
Sense 67	Pin 67	Pin 67
Sense 68	Pin 68	Pin 68
Sense 69	Pin 69	Pin 69
Sense 70	Pin 70	Pin 70
Sense 71	Pin 71	Pin 71
Sense 72	Pin 72	Pin 72
Sense 73	Pin 73	Pin 73
Sense 74	Pin 74	Pin 74
Sense 75	Pin 75	Pin 75
Sense 76	Pin 76	Pin 76
Sense 77	Pin 77	Pin 77
Sense 78	Pin 78	Pin 78
Sense 79	Pin 79	Pin 79
Sense 80	Pin 80	Pin 80
Sense 81	Pin 81	Pin 81
Sense 82	Pin 82	Pin 82
Sense 83	Pin 83	Pin 83
Sense 84	Pin 84	Pin 84
Sense 85	Pin 85	Pin 85
Sense 86	Pin 86	Pin 86
Sense 87	Pin 87	Pin 87
Sense 88	Pin 88	Pin 88
Sense 89	Pin 89	Pin 89
Sense 90	Pin 90	Pin 90
Sense 91	Pin 91	Pin 91
Sense 92	Pin 92	Pin 92
Sense 93	Pin 93	Pin 93
Sense 94	Pin 94	Pin 94
Sense 95	Pin 95	Pin 95
Sense 96	Pin 96	Pin 96
Sense 97	Pin 97	Pin 97
Sense 98	Pin 98	Pin 98
Sense 99	Pin 99	Pin 99
Sense 100	Pin 100	Pin 100

JKBL1(36Pin) & JTP1: Serval_X13 => Top side
 JKBL2(40Pin) & JTP2: Tiger_T14s => Bot side (CPU)
 SIT check 0921

ZIF - Clickpad
ZIF - NFC
ZIF - SmartCard

For NFC
For Smart card
For Clickpad



For Smart card



For NFC 05/09 OK

Pin	Symbol	Pin Type	Refer	Description
1	VBAT	Input Power	N/A	Power supply from system (4.5V - 5.5V)
2	PVDD	Input Power	N/A	Power supply to I/O (3.0V - 3.6V)
3	I2C_SDA	I/O	PVDD	I2C data
4	I2C_SCL	I	PVDD	I2C clock
5	GND	G	N/A	Ground
6	IRQ	O	PVDD	Interrupt from NFC module to the host (Host Wake)
7	NFC_Presence	G	N/A	Connect to ground for NFC module presence bit (Low active)
8	VEN	I	VBAT	Reset pin. Set the device in Hard Power Down
9	TX_PWR_REQ	O	VDD	(External TX power supply request) (Active high 1.8V level output) Indicates NFC busy state during NFC communication to touchpad.
10	PMUVCC	Input Power	N/A	Power supply to UIICC(1.78V~3.3V)
11	SWIO_UIICC	I/O	VDD(SIM)	SWP data connection to SIM
12	DWL_REQ	I	PVDD	Firmware download control pin
S1	GND	G	N/A	Ground
S2	GND	G	N/A	Ground

For Clickpad 05/09 OK

Name	Pin#	Type	Function
GND	1	Power	Signal Ground
I2C_CLK	2	IN/OUT	I2C Clock to System I2C I/F on CPU/PCH
TPD_GND	3	IN	TrackPoint ground
NC	4		
TP4_ACT	5	IN	TrackPoint Activity status. Please refer to "4.2.8"
I2C_DAT	6	IN/OUT	I2C Data to System I2C I/F on CPU/PCH
VDD	7	Power	Supply power from system. Power is not supplied when system is in S3, S4, S5 and G5 state. (Refer to electrical requirement)
PDEV_STP	8	IN	This signal is used to disable to report button status and finger status to system when system LCD lid is closed or is in Tent /Stand /Tablet modes (Yoga case). Please refer to "4.2.5-PDEV_STP"
I2C_INT	9	OUT	Interrupt for I2C communication
NFC_Active	10	IN	This signal should use if NFC Antenna is implemented under touch pad PCBA. This signal should be NC or not be used in touch pad PCBA if NFC antenna is not implemented under touch pad PCBA. Please refer to "4.2.6 NFC Active"
PAD_DISABLE	11	IN	This signal is used to disable touch pad. Please refer to "4.2.4 PAD_DISABLE"
TP4LEFT	12	IN	TrackPoint button signal
TP4MIDDLE	13	IN	TrackPoint button signal
TP4RIGHT	14	IN	TrackPoint button signal

For Smart card 05/09 OK

PIN #	DESCRIPTION
#1	VCC +5V
#2	USB D-
#3	USB D+
#4	GND
#5	NC
#6	GND

TABLE : U4801

P/N	ADDR_SEL	Address
LIS2DWLTR	H L	32h (W) & 33h (R) 30h (W) & 31h (R)
KX022-1020	H L	3Eh (W) & 3Fh (R) 3Ch (W) & 3Dh (R)
BMA280	H L	32h (W) & 33h (R) 30h (W) & 31h (R)

ST and Bosch I2C address is same but can be identified by Chip_ID

TABLE of G-Sensor (U4801)


Vendor	P/N	LCFC P/N
ST	LIS2DWLTR	SA00009AQ00
Kionix	KX022-1020	SA000081E00
BOSCH	BMA280	SA0000A1600

Table 2. Pin description

Pin#	Name	Function
1	SDO SA0	SPI serial data output (SDO) I ² C less significant bit of the device address (SA0)
2	SDA SDI SDO	I ² C serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO)
3	Vdd_IO	Power supply for I/O pins
4	RES	Connect to GND
5	INT1	Interrupt pin 1
6	INT2	Interrupt pin 2
7	Vdd	Power supply
8	GND	0 V supply
9	GND	0 V supply
10	CS	SPI enable I ² C/SPI mode selection (1: SPI idle mode / I ² C communication enabled; 0: SPI communication mode / I ² C disabled)
11	NC	Internally not connected. Can be tied to VDD, VDDIO, or GND.
12	SCL SPC	I ² C serial clock (SCL) SPI serial port clock (SPC)

TABLE : G-Sensor Power


HDD Support	VCC3M
SSD Only	VCC3B



BLANK

<div>Lenovo</div>		
Project Name : T14s Gen2		Title : dGPU
Size : C	Document Number :	Rev : 0.1
Date: Friday, August 06, 2021		Sheet : 49 of 130





BLANK

<div>Lenovo</div>		
Project Name : T14s Gen2		Title : dGPU
Size : C	Document Number :	Rev : 0.1
Date: Friday, August 06, 2021		Sheet : 52 of 130









TABLE I2C Address

I2C_ADDR	Logic
LOW 0x10-0x2F	
HIGH 0x90-0x9F;0xD0-0xDF	






TABLE : Functional Strap	
POC_GPIO_10 (Flash Share Strap)	
HIGH	Flash is shared between 2 Re-timers
LOW	Flash isn't shared. 1 Flash per Re-timer

← LOGIC

TABLE : Functional Strap	
POC_GPIO_11 (Master/Slave Strap in Flash Sare Mode)	
HIGH	Set Re-timer to be Master on shared flash SPI I/F
LOW	Set Re-timer to be Slave on shared flash SPI I/F

← LOGIC


1.TypeC port => AUX p/n, HPD
JUSBC1 ->TCP2 AUXP/TCP2 AUXN/TBTC_SBU1/TBTC_SBU2
JDOCK1 ->TCP1_AUXP/TCP1_AUXN/TBTB_SBU1/TBTB_SBU2

2.EC to PD => I2C CLK/DATA/INT
I2C_DATA_PD/I2C_CLK_PD/-PD_I2C_INT

3.PCH (PMC (TBT)) to PD => I2C CLK/DATA/INT
SML1_CLK/SML1_DATA/-PMC_ALERT

4.PD to BB => I2C CLK/DATA
I2C3_CLK_PD/I2C3_DATA_PD/-I2C3_INT_PD

59






Table 8. Miscellaneous Signal and Pin Information

Signal	Pin Number	Type	Power domain	Internal PU / PD	Fail-Safe	Description
I2C_SCL	C9	I/O	POC		Yes	I2C bus clock line
I2C_SDA	E7	I/O	POC		Yes	I2C bus data line
I2C_INT	A10	OD	POC		Yes	I2C bus interrupt
FORCE_PWR	B10	I/O	POC		Yes	GPIO Debug
FLASH_BUSY_N	A9	I/O	POC		Yes	GPIO Flash sharing control
POC_GPIO_5	B9	I/O	POC		Yes	GPIO
POC_GPIO_6	A8	I/O	POC		Yes	GPIO (should be connected to system S0 rail)
PERST_N	B8	I/O	POC		Yes	System PERST
SMBUS_SCL	A7	I/O	POC		Yes	SMBus clock
SMBUS_SDA	B7	I/O	POC		Yes	SMBus data
POC_GPIO_10	A4	I/O	POC	PU	Yes	GPIO (Used as Flash share strap)
POC_GPIO_11	A5	I/O	POC	PU	Yes	GPIO (Master-I/Slave-0 strap in Flash share mode)
POC_GPIO_12	A6	I/O	POC	PU	Yes	GPIO
RESET_N	L11	I/O	POC			Main power reset signal
RBIAS	L4	A-in				External resistor for current biasing Resistor value 4.75KOhm +/- 0.5%
RSENSE	L5	A-in				Shares same external resistor as RBIAS
TEST_EDM	M12	In			Yes	Testability signal, connect to GND
THERMDA	M11	A-out	LC			Thermal Diode pin (anode)
NC_L3	L3					




TABLE : Functional Strap

POC_GPIO_10 (Flash Share Strap)	
HIGH	Flash is shared between 2 Re-timers
LOW	Flash isn't shared. 1 Flash per Re-timer

LOGIC


TABLE : Functional Strap

POC_GPIO_11 (Master/Slave Strap in Flash Sare Mode)	
HIGH	Set Re-timer to be Master on shared flash SPI I/F
LOW	Set Re-timer to be Slave on shared flash SPI I/F

LOGIC







BLANK

<div>Lenovo</div>		
Project Name : T14s Gen2		Title : DDR VR
Size : C	Document Number :	Rev : 0.1
Date: Friday, August 06, 2021		Sheet : 58 of 130



BLANK

Title			
<Title>			
Size	Document Number		Rev
Custom 1 da Genc			0.1
Date:	Friday, August 06, 2021	Sheet	60 of 120



discharge bleeders resistors (220K ohm) were added to B1A3 SBRX/SSTX lines due to the new 330 nF RX capacitors

2 1/20W 220K 5% 0201
2 1/20W 220K 5% 0201
2 1/20W 220K 5% 0201
2 1/20W 220K 5% 0201

2 1/20W 220K 5% 0201
2 1/20W 220K 5% 0201
2 1/20W 220K 5% 0201
2 1/20W 220K 5% 0201

2.2 ohm resistors limit the surge current in an event of VBUS-short to SBRX/SSTX

2 1/20W 2.2 1% 0201
2 1/20W 2.2 1% 0201
2 1/20W 2.2 1% 0201
2 1/20W 2.2 1% 0201
2 1/20W 2.2 1% 0201
2 1/20W 2.2 1% 0201

2 1/20W 2.2 1% 0201
2 1/20W 2.2 1% 0201
2 1/20W 2.2 1% 0201
2 1/20W 2.2 1% 0201
2 1/20W 2.2 1% 0201
2 1/20W 2.2 1% 0201

2 1/20W 330 5% 0201
2 1/20W 330 5% 0201

TABLE FL89 - FL92
1st: Murata, DLP11SN900HL2
2nd: TDK, MCZ1210AH900L2TA0G





TABLE F41
BOURNS MF-FSMF035X-2



Over Voltage Lock Out Trip Threshold = $1.19 * (1 + R6201 / R6202)$







TABLE U6203
Pericom PI3USB102ZME
NX3DV42GU

BLANK

Lenovo		
Project Name : T14s Gen2		Title : RJ45 Connector
Size : C	Document Number :	Rev : 0.1
Date: Friday, August 06, 2021		Sheet : 63 of 130

BLANK

<div>Lenovo</div>		
Project Name : T14s Gen2		Title : TOUCH PAD/NFC/FPR
Size : C	Document Number :	Rev : 0.1
Date: Friday, August 06, 2021		Sheet : 64 of 130



BLANK

<div>Lenovo</div>		
Project Name : T14s Gen2		Title : FAN CONNECTOR
Size : C	Document Number :	Rev : 0.1
Date: Friday, August 06, 2021		Sheet : 66 of 130











TABLE of USB Charge		LCFC P/N
T1	SN1702001RTER	SA00008HF00





Pin assignment for P-sensor IC


Pin Number	
1	VCC3B 3.3V (VDDHI)
2	PSENSE_INT (GPIO0/RDY)
3	I2C_CLK_PSENSE (SCL)
4	I2C_DATA_PSENSE (SDA)
5	GND (VSS)

BLANK

<div>Lenovo</div>		
Project Name : T14s Gen2		Title : LAN Switch
Size : C	Document Number :	Rev : 0.1
Date: Friday, August 06, 2021		Sheet : 69 of 130

M.2 Socket 3 (Key-M) for 2280 S3 SSD


H=2.65mm Connector



BLANK

Lenovo		
Project Name : T14s Gen2		Title : SMBus Switch
Size : C	Document Number :	Rev : 0.1
Date: Friday, August 06, 2021		Sheet : 71 of 130


M.2 Type 1216 Module for WLAN / Bluetooth



BLANK

<div>Lenovo</div>		
Project Name : T14s Gen2		Title : dGPU
Size : C	Document Number :	Rev : 0.1
Date: Friday, August 06, 2021		Sheet : 73 of 130

H=2.00mm Connector



M.2 module side	Description	MIMO mode
EM120R-GL	#68=NC	2
EM160R-GL	#68=NC/high	2
	#68=low level	4

R7414				
	EVT	FVT	SIT	SVT
Resistor	NoASM			
R-short				

EM160R-GL

Table 26: List of EM160R-GL Configuration Pins

Config_0 (Pin 21)	Config_1 (Pin 69)	Config_2 (Pin 75)	Config_3 (Pin 1)	Module Type and Main Host Interface	Port Configuration
NC	GND	NC	NC	Vender defined	N/A

EM05-CE

Table 18: List of Configuration Pins

Config_0 (Pin 21)	Config_1 (Pin 69)	Config_2 (Pin 75)	Config_3 (Pin 1)	Module Type and Main Host Interface	Port Configuration
NC	GND	GND	GND	WWAN-SSIC	0

EM120R-GL


Table 28: List of EM120R-GL Configuration Pins

Config_0 (Pin 21)	Config_1 (Pin 69)	Config_2 (Pin 75)	Config_3 (Pin 1)	Module Type and Main Host Interface	Port Configuration
GND	GND	NC	NC	Vender defined	N/A

SDX55


1.5.1 Configuration Pins
The M.2 module provides 4 configuration pins. T99W175 is configured as WWAN-PCIe- 2, refer to PCIe M.2_Rev 1.2

Item	Module configuration decodes				Module type	Port configuration
Config	Config_0	Config_1	Config_2	Config_3		
Pin No.	21	69	75	1	WWAN-PCIe	2
State	NC	GND	GND	NC		

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2018/01/12	Deciphered Date	2018/01/12	M.2 SOCKET 2 MODULE I/F	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL INFORMATION. ANY DISCLOSURE OF THIS INFORMATION TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER IS PROHIBITED. THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL INFORMATION. ANY DISCLOSURE OF THIS INFORMATION TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER IS PROHIBITED.</p>				Revision C	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL INFORMATION. ANY DISCLOSURE OF THIS INFORMATION TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER IS PROHIBITED.</p>				Date Friday, August 9, 2021	Rev 0.1
				Sheet 74 of 130	

BLANK

<div>Lenovo</div>		
Project Name : T14s Gen2		Title : dGPU
Size : C	Document Number :	Rev : 0.1
Date: Friday, August 06, 2021		Sheet : 75 of 130




2.3.1.2 SMBus Addressing

The I219's address is assigned using SMBus ARP protocol. The default SMBus address is 0xC8.

SKU	Description	LCFC P/N
VPRO	WGI219LM SLKJ2	SA000073020
non-VPRO	WGI219V SLKJ4	SA000072Z10

vPro Capability		
GbE PHY	Yes	No
U7601	Jacksonville-LM	Jacksonville-V

LOGIC



Y7601 CRYSTAL - 25MHz 10pF 30ppm 2016		
Vendor	P/N	LCFC P/N
TXC	7R25080002	SJ10000PP00
KDS	1ZZHAE25000CC0B	SJ10000MN00
Epson	Q22FA1280055900	SJ10000PU00

Security Classification		LC Future Center Secret Data		Title	
Issued Date		2018/01/12		Deciphered Date	
		2018/01/12		2018/01/12	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number	
				C	
				T14s Gen2	
				Friday, August 06, 2021	
				15 Sheet	
				76 of 130	

BLANK

Title			
<Title>			
Size	Document Number		Rev
Custom1 da Genc2			0.1
Date:	Friday, August 06, 2021	Sheet	77 of 120

BLANK


Title			
<Title>			
Size	Document Number		Rev
Custom1 da Genc2			0.1
Date:	Friday, August 06, 2021	Sheet 78	of 120

BLANK


Title			
<Title>			
Size	Document Number		Rev
Custom 1 da Genc			0.1
Date:	Friday, August 06, 2021	Sheet 72 of 120	

BLANK


Title			
<Title>			
Size	Document Number		Rev
Custom1 da Gen2			0.1
Date:	Friday, August 06, 2021	Sheet	80 of 120






RTS5232S




RTS5232S_DV12



RTS5232S_AV12



	R8106	R8116
non-RTD3	ASM	non-ASM
RTD3	non-ASM	ASM



Check inet name -PLTRST or -PLTRST_NEAR

Part Number	Vendor
SA000077K00	RTS5232S-GR REALTEK
SA00009JG10	GL9750-OIYL4 GENESYS











TABLE MIC HW ENABLE/DISABLE		
	ENABLE	DISABLE
R0805	ASM	NO ASM
	↑	
	LOGIC	





Analog Plane







R8502	1	2	0.0201	SP
Resistor	V	V	V	V
R-short				





JD1	1	48	Jack Detect for HP and Line2 port	Internal pull high/low/float programmable PIN. 3 thresholds to detect 4 states DVDD/0.67*DVDD/0.5*DVDD/0.4*DVDD (Option for 1 pin detects 1 port)
-----	---	----	-----------------------------------	---


R8503, R8504, R8505, R8507				
Resistor	V	V	V	V
R-short				



R8109				
Resistor	V	V	V	V
R-short				







BLANK

Title<Title>			
SizeA	Document NumberT14s Gen2		Rev0.1
Date:	Friday, August 06, 2021	Sheet 89 of 130	

BLANK

Title<Title>			
SizeA	Document NumberT14s Gen2		Rev0.1
Date:	Friday, August 06, 2021	Sheet	90 of 130

BLANK

Title<Title>			
SizeA	Document NumberT14s Gen2		Rev0.1
Date:	Friday, August 06, 2021	Sheet 91 of 130	

5

4

3

2

1

B

A

BLANK

Title<Title>			
SizeA	Document NumberT14s Gen2		Rev0.1
Date:	Friday, August 06, 2021	Sheet 92 of 130	

5


4


3

2

1

BLANK

Security Classification	LC Future Center Secret Data			Title			
Issued Date	2018/01/12	Deciphered Date	2018/01/12	SCR&FPR&NEC LED			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C	Document Number T14s Gen2		Rev 0.1
Date: Friday, August 08, 2021				Sheet	83	of	130










LCD size control
Low:14" TIGER
High:13" SERVAL

42
10,43,95
9
10
10
10


-TOUCH_DISABLE
-LID_CLOSE
-TOCH_PNL_INT
LPSS_I2C1_SDA_PNL
LPSS_I2C1_SCL_PNL
-TOCH_PNL_RST


EPRIVACY_ON
PANEL_BKLT_CTRL
BACKLIGHT_ON
EDP_HPD
Size CTL
LCD_SELF_TEST_ON

EDP_AUXN
EDP_AUXP
EDP_TXP0
EDP_TXN0
EDP_TXP1
EDP_TXN1
EDP_TXP2
EDP_TXN2
EDP_TXP3
EDP_TXN3



LCD CONNECTOR



Security Classification		LC Future Center Secret Data		Title		
Issued Date	2018/01/12	Deciphered Date	2018/01/12	LCD INTERFACE		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPTON DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
Revision	Document Number	T14s Gen2			Rev	
	C				0.1	
Date	Friday, August 06, 2021	Sheet	94	of	130	

5

4

3

2

1

B

A

BLANK

Title<Title>			
SizeA	Document NumberT14s Gen2		Rev0.1
Date:	Friday, August 06, 2021	Sheet 96 of 130	

5

4

3

2

1

5

4

3

2

1

B

A

BLANK

Title			
<Title>			
Size	Document Number		Rev
A	T14s Gen2		0.1
Date:	Friday, August 06, 2021	Sheet	97 of 130


5

4

3

2

1



TABLE




Pin No	TCG PTP Spec (v38)	Nuvoton NPCT750LABYX	ST Micro ST33HTPH2X32AHD4
1	VDD	VS	NC
2	GND	NC	GND
3	NC	NC	NC
4	GPIO	GPIO/PP	PP
5	NC	NC	NC
6	GPIO	GPIO3	NC
7	GPIO	NC	GPIO
8	VDD	VHIO	NC
9	NC	NC	NC
10	NC	NC	NC
11	NC	NC	NC
12	NC	NC	NC
13	GPIO	GPIO4	NC
14	NC	NC	NC
15	NC	NC	NC
16	GND	GND	NC
17	SPI_RST#	RST#	SPI_RST#
18	SPI_PIRQ#	PIRQ#/GPIO2	SPI_PIRQ#
19	SPI_CLK	SCLK	SPI_CLK
20	SPI_CS#	SCS#/GPIO5	SPI_CS#
21	MOSI	MOSI/GPIO7	MOSI
22	VDD	VHIO	VPS
23	GND	GND	NC
24	MISO	MISO	MISO
25	NC	NC	NC
26	NC	NC	NC
27	NC	NC	NC
28	NC	NC	NC
29	SDA/GPIO1	SDA/GPIO1	NC
30	SDA/GPIO0	SDA/GPIO0	NC
31	NC	NC	NC
32	NC	NC	NC

TABLE of TPM (U9801)














Vendor	P/N	LCFC P/N
ST Micro	ST33HTPH2X32AHD4	SA0000AB710
Nuvoton	NPCT750LABYX QFN	SA00008KS20
ST Micro	ST33HTPH2X32AHD8	SA0000AB720
Nuvoton	NPCT750LADYX QFN	SA00008KS30

Pre FVT

FVT and after



PCB Fedical Mark PAD



Title		
<Title>		
Size A	Document Number T14s Gen2	Rev 0.1
Date:	Friday, August 06, 2021	Sheet 99 of 130

BLANK




TABLE PQ0101

VISHAY : Si7153DN
ON : FDMC6679AZ
AOS : AONR21357




TABLE: NB690 Mode Control

RMode	MODE	VOUT	3V3LDO
0	Ceramic Cout	5.1V	3.3V
60K	POSCAP Cout	5.1V	3.3V
120K	Ceramic Cout	5V	3.3V
180K	POSCAP Cout	5V	3.3V
Floating	X	3.3V	3.3V

← LOGIC

Mode	VOUT		RMode
M1	$V_o < 3V$	DCM	0
M2	$V_o < 3V$	CCM	90K
M3	$V_o \geq 3V$	CCM	150K
M4	$V_o \geq 3V$	DCM	>230K or Float

VCC5M_PD
TDC : 6.3A
OCP : 10A

CYNTEC : CMLE053T-1R5MS
SUMIDA :0530CDMCCDS-1R5MC
COILFORCE:CIHP-0530-1R5-MS




Table PC0908,PC0909,PC0910
 Panasonic: 25TQC8MYF
 KEMET: T521D686M025ATE070

VCCPUCORE
 UP3 4+2 28W(P)
 TDC= 43A
 IccMax= 65A


TABLE PL0901
 SUMIDA 0624CDMCCDS_R22MC
 CYNTEC CMLS062D-R22MS-88

Table for PC0922, PC0923
 Panasonic ETPE330MA9L
 NEC TOKIN TEPSGB20E337M9
 KEMET T520B337M2R5ATE009

TABLE PL0902
 SUMIDA 0624CDMCCDS_R22MC
 CYNTEC CMLS062D-R22MS-88

TABLE :

SYNC (MODE_SEL)	
High	Normal Operation
H Z	Standby Mode
Low	Diode Emulation Mode



VCCPCHCORE
TDC= 14A
IccMax= 27A

TABLE PL1101

SUMIDA	0624CDMCCDS_R22MC
CYNTEC	CMLS062D-R22MS-88

TABLE:MODE

State	Interleaving	VID Down option	Resistor to GND
M1	No	Slew down	0
M2	Yes	Slew down	90K
M3	Yes	Decay	150K
M4	No	Decay	>230K or float

TABLE:FS

State	Fs(kHz)	Resistor to GND
M1	500	0
M2	700	90K
M3	1000	150K
M4	1200	>230K or float

TABLE:CLM

State	CLM	Resistor to GND
M1	7A	0
M2	10A	90K
M3	13A	150K
M4	17A	>230K or float

TABLE : MP2941 VID control Bit logics

VID1	VID0	VOUT(V)
0	0	0
0	1	1.1
1	0	1.65
1	1	1.8

TABLE : MP2941 R0 vs R1 (or later)

Item	R0	R1
VOUT	1.8V fixed	Defined by VCCPCHCORE VID1/VID0
RMode	0 ohm	Float
RFS	Float	Float or 150K
Iohm bleeder	Necessary	Not necessary

TABLE for PC1117

Panasonic	ETPE330MA9L
NEC TOKIN	TEPSGB20E337M9
KEMET	i@T520B337M2R5ATE009

BLANK

BLANK

Document Number		LCFC	
DORAEMON			
Size	Title		Rev
Custom	DC/DC VCC5M_PD1 (NB693GQ)		0.01
Date:	Friday, August 06, 2021	Sheet	113 of 130

BLANK


BLANK


BLANK


BLANK


BLANK

BLANK












Security Classification	LC Future Center Secret Data			Title		
Issued Date		Deciphered Date		LOAD SW LAN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number <i>Drift/Ironhide_CML</i>	
				Date:	Friday, August 06, 2021	Sheet 122 of 130



PQ2301
TOSHIBA : SSM6K513NU
AOS : AON2420
FAIRCHILD : FDMA8878



PQ2302
TOSHIBA : SSM6K504NU
ROHM : RF4E080BNTR
AOS : AON2420




BLANK



BLANK

Document Number		LCFC	
DORAEMON			
Size Custom	Title BLANK		Rev 0.01
Date:	Friday, August 06, 2021		Sheet 126 of 130

BLANK

Document Number		LCFC	
<i>DORAEMON</i>			
Size Custom	Title <i>BLANK</i>		Rev 0.01
Date:	Friday, August 06, 2021		Sheet 127 of 130





BLANK